

TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

# TA8552AFN


## PLL DATA SYNCHRONIZER FOR DAT STREAMER

The TA8552AFN is PLL DATA SYNCHRONIZER for Digital Audio Tape (DAT) strteamer, Digital Data Storage (DDS).

### FEATURES


- The TA8552AFN incorporates edge detector, data synchronizer, and latch for data separator.  
Also the TA8552AFN is available to correspond to x1, x2 and x3 of data transfer rates by adjusting external devices.
- The data synchronizer is available to correspond to  $\pm 7\%$  variation of data transfer rate.
- By employing full differential signal processing in PLL loop, the TA8552AFN eliminates the influence of external noise.  
Fast & stable locking is realized by switching between the frequency detective mode and the phase detective mode.
- Operating power supply voltage range : 4.5V to 5.5V
- Small package ; SSOP30-P-300-0.65

Handle with care to prevent devices from deterioration by static electricity.



SSOP30-P-300-0.65  
Weight : 0.17g (Typ.)

### PIN CONNECTOION



980508EBA2


● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

● The products described in this document are subject to foreign exchange and foreign trade laws.

● The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

● The information contained herein is subject to change without notice.

**BLOCK DIAGRAM**



## PIN FUNCTION

PIN No.	PIN NAME	FUNCTION	IN / OUT
1	NC	NC terminal. (open at normal use)	—
2	RVCO1	VCO adjusting terminal. Connect an external resistor ( $R_{VCO1}$ ) between $V_{CC}$ .	—
3	AGND2	Analog ground for VCO.	—
4	CVCO1	VCO adjusting terminal. Connect a capacitor ( $C_{VCO}$ ) between this pin and pin6.	—
5	RVCO2	VCO adjusting terminal. Connect an external resistor ( $R_{VCO2}$ ) between $V_{CC}$ .	—
6	CVCO2	VCO adjusting terminal. Connect a capacitor ( $C_{VCO}$ ) between this pin and pin4.	—
7	AVCC2	analog power supply voltage for VCO.	—
8	TMON1	NC terminal (Open at normal use)	—
9	TMON2	NC terminal (Open at normal use)	—
10	XTMON2	NC terminal (Open at normal use)	—
11	V <sub>TTLO</sub>	Input terminal for TTL Voh (high voltage level of pin20, and pin21 output) limiting.	—
12	MODESEL	Input terminal for switching the Normal mode and the Serching mode. (H : Normal mode, L ; Serching mode)	TTL-in
13	TSTCPMP	NC terminal. (Open at normal use.)	—
14	RD	Input terminal of Data (Normal phase)	ECL-in or TTL-in
15	XRD	Input terminal of Data (Reverse phase). (This terminal is active when $TSTSEL1 = L$ and $TSTSEL2 = H$ . Otherwise, short with $V_{CC}$ .)	(ECL-in)
16	TSTSEL1	Input terminal for Test Mode selecting. (Refer the chapter of "Test Mode")	—
17	REFCLK	Reference clock input of frequency synchronizer.	TTL-in
18	TSTSEL2	Input terminal for Test Mode selecting. (Refer the chapter of "Test Mode")	—
19	DGND3	Digital ground for TTL output.	—
20	PBCK	Output terminal of Data Latch Clock.	TTL-out
21	PBDT	Output terminal of Data Latch.	TTL-out
22	DVCC3	Digital power supply voltage for TTL output.	—
23	TSTCLK	Input terminal of $x1/2$ vco test clock. (Short with $V_{CC}$ at normal use.)	—
24	DETSSEL	Input terminal for switching the frequency detective mode and the phase detective mode. (L : the frequency detective mode H : the phase detective mode.)	TTL-in
25	AVCC1	Analog power supply voltage.	—

PIN No.	PIN NAME	FUNCTION	IN / OUT
26	RCP1	Adjusting terminal of Charge pump at normal mode. Connect an external resistor ( $R_{cp1}$ ) between GND.	—
27	RCP2	Adjusting terminal of Charge pump at normal mode. Connect an external resistor ( $R_{cp2}$ ) between GND.	—
28	AGND1	Analog ground	—
29	COA	Connecting terminal of loop filter. Connect an external loop filter between this pin and 30pin.	—
30	COB	Connecting terminal of loop filter. Connect an external loop filter between this pin and 29pin.	—

**ABSOLUTE MAXIMUM RATING** ( $T_a = 27^\circ\text{C}$ )

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	AVCC	7	V
Input Voltage	$V_{IN}$	$-0.3 \sim V_{CC} + 0.3$	V
Output Voltage	$V_{OUT}$	$-0.3 \sim V_{CC} + 0.3$	V
Storage Temperature	$T_{stg}$	$-55 \sim 150$	$^\circ\text{C}$

**RECOMMENDED OPERATING CONDITION**

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	AVCC	—	4.5	5	5.5	V
Operation Temperature	$T_{opr}$	—	-5	—	75	$^\circ\text{C}$

**POWER SUPPLY** (Unless otherwise specified,  $T_a = 27^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ )

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Current	IPLCC	TSTSEL1 = H, TSTSEL2 = L DETSEL = L, MODSEL = H			65	mA

ELECTRICAL CHARACTERISTIC (Unless otherwise specified, Ta = 27°C, V<sub>CC</sub> = 5.0V)

PARAMETER	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
High Level Input Voltage (1)	V <sub>IH</sub>	—	TTL input pins	2.0	—	—	V
Low Level Input Voltage (1)	V <sub>IL</sub>	—	TTL input pins	—	—	0.4	V
High Level Input Current (1)	I <sub>IH</sub>	—	TTL input pins	—	—	20	μA
Low Level Input Current (1)	I <sub>IL</sub>	—	TTL input pins	—	—	-360	μA
High Level Input Voltage (2)	V <sub>IHE</sub>	—	ECL input pins	V <sub>CC</sub> -1.0	—	—	V
Low Level Input Voltage (2)	V <sub>ILE</sub>	—	ECL input pins	—	—	V <sub>CC</sub> -1.5	V
High Level Input Current (2)	I <sub>IHE</sub>	—	ECL input pins	—	—	2.0	mA
Low Level Input Current (2)	I <sub>ILE</sub>	—	ECL input pins	—	—	1.6	mA
High Level output Voltage (1)	V <sub>OH</sub>	—	TTL output pins I <sub>OH</sub> = 400μA	V <sub>TTL0</sub> -0.2	—	V <sub>TTL0</sub> +0.2	V
Low Level Output Voltage (1)	V <sub>OL</sub>	—	TTL output pins I <sub>OL</sub> = 4mA	—	—	1.0	V
Output Rise Time (1)	TOR	—	TTL output pins 1.5V to 3.5V C <sub>L</sub> ≤ 30pF *1	—	—	5	ns
Output Fall Time (1)	TOF	—	TTL output pins 3.5V to 1.5V C <sub>L</sub> ≤ 30pF *1	—	—	5	ns
Input Voltage Range to V <sub>TTL0</sub> terminal	V <sub>TTL0</sub>	—		2.7	—	3.3	V

\*1 ; Design guaranteed value.

CHARGE PUMP (Unless otherwise specified, Ta = 27°C, V<sub>CC</sub> = 5.0V)

PARAMETER	SYMBOL	TEST CIR-CUIT	CONDITION	MIN.	TYP.	MAX.	UNIT
Range of Output current setting	I <sub>CP</sub>	—	At normal mode *1	30	—	—	μA
		—	At serching mode *2	—	—	800	
Accuracy of Output Current Setting	I <sub>acu</sub>	—	At normal mode	-6	—	+6	%
		—	At serching mode	-8	—	+8	
Leak Current	I <sub>reak</sub>		Between COA pin and COB pin, at high impedance	-3.5		+3.5	μA

\*1 ; Output current is set by an external resistor (R<sub>cp1</sub>), as following ;  
 $2 \times 1.3 / R_{cp1} = (\text{Output current at normal mode})$ .

\*2 ; Output current is set by external resistors (R<sub>cp1</sub>, R<sub>cp2</sub>), as following ;  
 $2 \times 1.3 / R_{cp1} + 8 \times 1.3 / R_{cp2} = (\text{Output current at search mode})$ .

(Note) The above values are all at open loop.

VCO (Unless otherwise specified,  $T_a = 27^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ )

PARAMETER	SYMBOL	TEST CIR-CUIT	CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage of VCO (V(COB-COA))	$V_{VCO}$	—	$R_{VCO1} = 3.75\text{k}\Omega$ $R_{VCO2} = 1.21\text{k}\Omega$ $C_{VCO} = 39\text{pF}$ $f_{VCO} = 28.224\text{MHz}$	*1	0.25	0.45	V
Upper Limitation of VCO Frequency	$f_{\text{max}}$	—	$R_{VCO1} = 3.75\text{k}\Omega$ $R_{VCO2} = 1.21\text{k}\Omega$ $C_{VCO} = 39\text{pF}$ $V(\text{COB-COA}) = 0.6\text{V}$	*1	29.5		MHz
Lower Limitation of VCO Frequency	$f_{\text{min}}$	—	$R_{VCO1} = 3.75\text{k}\Omega$ $R_{VCO2} = 1.21\text{k}\Omega$ $C_{VCO} = 39\text{pF}$ $V(\text{COB-COA}) = -0.6\text{V}$	*1		23.5	MHz
Control Gain (F/V)	$G_{VCO}$	—	$R_{VCO1} = 3.75\text{k}\Omega$ $R_{VCO2} = 1.21\text{k}\Omega$ $C_{VCO} = 39\text{pF}$ Voltage (COB-COA) Excursion 0.3V to -0.3V	*1	6	7.7	MHz/V
VCO Jitter	$t_{\text{jit}}$	—	PBCK pin at x3 transfer rate	*2	300		ps

\*1 ;  $C_{VCO}$  includes the package capacitance.

\*2 ; Design guaranteed value.

(Note) The above values are all at open loop, measured at the PBCK pin

CLOSED LOOP (Unless otherwise specified,  $T_a = 27^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ )

PARAMETER	SYMBOL	TEST CIR-CUIT	CONDITION	MIN.	TYP.	MAX.	UNIT
VCO Jitter in Closed Loop	$t_{\text{jit}2\text{N}}$	—	In search mode lock to REFCLK			0.5	ns
VCO Jitter in Closed Loop	$t_{\text{jit}2\text{S}}$	—	In normal mode lock to RD			0.4	ns


Values of external parts are ( $R_{VCO1} = 3.75\text{k}\Omega$ ,  $R_{VCO2} = 1.21\text{k}\Omega$ ,  $C_{VCO} = 39\text{pF}$  (Including storage capacitor),  $R_{CP1} = 8.25\text{k}$ ,  $R_{CP2} = 30.1\text{k}$ ).

**CHARACTER OF VCO**

The connection of input voltage and output frequency of VCO (measured at PBCK after the 1/2 frequency counter) is written as following ;

$$f_{VCO} = \begin{cases} \frac{1}{8 \cdot C_{VCO} \cdot \Delta V} \cdot (I_O + I_{ofs}) & (V_{in} > 2V_{op}) \\ \frac{1}{8 \cdot C_{VCO} \cdot \Delta V} \cdot \left( \frac{I_O}{4V_{op}} \cdot V_{in} + \frac{I_O}{2} + I_{ofs} \right) & (2V_{op} > V_{in} > -2V_{op}) \\ \frac{1}{8 \cdot C_{VCO} \cdot \Delta V} \cdot I_{ofs} & (V_{in} < -2V_{op}) \end{cases}$$

Where ;  $C_{VCO}$  is an external capacitor between 4pin and 6pin,  $\Delta V = 0.35V$ ,  $V_{op} = 0.275V$ ,  $V_{in}$  is the input voltage of VCO (differential),  $I_O = 3 \times 1.3 / R_{VCO1}$ , and  $I_{ofs} = 2 \times 1.3 / R_{VCO2}$ .



So, the gain of VCO is defined as following (at PBCK) ;

$$\frac{1}{8 \cdot C_{VCO} \cdot \Delta V} \cdot \frac{I_O}{4V_{op}}$$

And, Upper limitation  $f_{upper}$ , and Lower limitation of VCO frequency  $f_{lower}$  is defined as follows;

$$f_{upper} = (I_O + I_{ofs}) / 8C_{VCO} \Delta V$$

$$f_{lower} = I_{ofs} / 8C_{VCO} \Delta V$$


$I_O$  can be determined by selecting  $R_{VCO1}$ , and  $I_{ofs}$  can be by  $R_{VCO2}$ . So, you can independently determine the gain of VCO, upper limitation and lower limitation of VCO frequency by selecting  $C_{VCO}$ ,  $R_{VCO1}$ , and  $R_{VCO2}$ .

[ Example ] When,  $C_{VCO} = 22.1\text{pF}$ ,  $R_{VCO1} = 2.6\text{k}\Omega$ ,  $R_{VCO2} = 2.6\text{k}\Omega$ ,

$$\text{Gain of VCO} \quad ; \quad \frac{1.3 / (2.6 \times 10^3) \times 3}{8 \times 22.1 \times 10^{-12} \times 0.35 \times 4 \times 0.275} = 22\text{MHz / V}$$

$$\text{Upper limitation of VCO frequency} \quad ; \quad \frac{1.3 / (2.6 \times 10^3) \times 3 + 1.3 / (2.6 \times 10^3) \times 2}{8 \times 22.1 \times 10^{-12} \times 0.35} = 40.4\text{MHz}$$

$$\text{Lower limitation of VCO frequency} \quad ; \quad \frac{1.3 / (2.6 \times 10^3) \times 2}{8 \times 22.1 \times 10^{-12} \times 0.35} = 16.2\text{MHz}$$





**FUNCTION DESCRIPTION :**


The angular frequency ( $\omega_n$ ) and dumping factor ( $\zeta$ ) are adjusted by external devices.

The setting procedure is shown as following.

The setting conditions to lock PLL inside a constant time ;

- Data transfer rate : 28.224Mbps ( $f_M = 28.224\text{MHz}$ )
- The capturing signal of PLL : The rectangle wave of 14.112MHz (Data pattern is 101010...),  
The term of this data is continuous 180 bits.
- The capturing time of PLL :  $1 / (14.114 \times 10^6) \times 180 = 12.75 \times 10^{-6}\text{s}$   
 $12.75 \times 10^{-6} \times 0.9 = 11.5\mu\text{s}$  (This 0.9 is a factor of margin.)

[ The transfer function of PLL ]



The transfer function ( $F(S)$ ), the angular frequency ( $\omega_n$ ), and the dumping factor ( $\zeta$ ) of the above composition are defined as following (However  $C_{L2}$  is ignored as  $C_{L2} \ll C_{L1}$ ) :

$$\omega_n = \left( \frac{K}{C_{L1}} \right)^{1/2}$$

$$\zeta = \frac{R_L C_{L1} \omega_n}{2}$$

[ Calculation of  $\zeta$  ]

The dumping factor ( $\zeta$ ) is set to 0.7 as the most stable response characteristic. Besides  $\omega_n$  t is assumed to set as 6.

[ Calculation of  $\omega_n$  ]

The capturing time of PLL is expected as above  $11.5\mu\text{s}$ . Therefore ( $\omega_n$ ) is determined as the following :

$$\omega_n = 6 / (11.5 \times 10^{-6}) = 552 \text{krad/s}$$

[ Calculation of  $K_0$  (VCO control gain) ]

$K_0$  is determined as the following ;

$$K_0 = 40 \text{MHz/V} = 251.3 \text{Mrad/V}$$

[ Calculation of  $K_\phi$  (phase detector gain) ]

$K_\phi$  is estimated as the following (The current of charge pump is set as  $\pm 50\mu\text{A}$ .)

$$K_\phi = \frac{1}{2} \cdot \frac{1}{2\pi} \times 50 \times 10^{-6} = 3.98 \times 10^{-6} \text{ (A/rad)}$$

The current of charge pump ( $I_{\text{chp}}$ ) is set by an external resistor ( $R_{\text{CP1}}$ ), connected with  $R_{\text{CP1}}$  (26pin). When "H" level voltage inputs to MODESEL (12pin),  $I_{\text{chp}}$  is set as the following :

$$I_{\text{chp}} = 2 \times 1.3 / R_{\text{CP1}} \rightarrow R_{\text{CP1}} = 2 \times 1.3 / I_{\text{chp}} = 2 \times 1.3 / 50 \times 10^{-6} = 52 \times 10^3 \Omega$$

Therefore, when  $R_{\text{CP1}}$  is  $52\text{k}\Omega$ ,  $I_{\text{chp}}$  is set as  $\pm 50\mu\text{A}$

## [ Calculation of external devices of loop-filter ]

$$C_{L1} = \frac{K_\phi \times K_0}{2\omega_n} = \frac{3.98 \times 10^{-6} \times 251.3 \times 10^6}{2 \times (522 \times 10^3)^2} = 1800 \times 10^{-6} \text{F}$$

$$R_L = \frac{2\zeta}{C_{L1} \omega_n} = \frac{2 \times 0.7}{1800 \times 10^{-12} \times 522 \times 10^3} = 1.5 \times 10^3 \Omega$$

$$C_{L2} = C_{L1} / 10 = 180 \text{pF}$$

**MODESEL SWITCHING FUNCTION**

The TA8552AFN has a function to correspond with the high-speed searching mode of DAT streamer. In the searching mode, the data transfer rate will shift with small percentage error. The TA8552AFN is available to solve this problem by extending the lock-in-range ( $\Delta\omega_L$ ). In the searching mode the current of charge pump will be increased to raise the phase detector gain, then the lock-in-range ( $\Delta\omega_L$ ) will extend.

This function is selected by MODESEL (12pin).

(H : normal mode / L : searching mode)

[ Calculation of the charge pump's current in the searching mode ]

The charge pump's current in the searching mode is estimated as the following (The shift rate X of data, transfer is assumed as X=7% in this example) ;

$$I_{chp} = \frac{f_M \times X \times 2 \pi}{R \times K_0} \times 8\pi = \frac{28.224 \times 10^6 \times 0.07 \times 2 \times 3.14}{1.5 \times 10^3 \times 251.3 \times 10^6} \times 8 \times 3.14 = 830 \times 10^{-6} \text{ (A)}$$

When "L" level voltage inputs to MODESEL (12pin), the charge pump's current (I<sub>chp</sub>) increases. In the normal mode, the charge pump's current (I<sub>cp1</sub>) is set by an external resistor (R<sub>cp1</sub>). And in the searching mode, another current (I<sub>cp2</sub>), is set by an external resistor (R<sub>cp2</sub>), adds to I<sub>cp1</sub>. This (R<sub>cp2</sub>) is the resistor to be connected with RCP2 (27pin).

The additional current (I<sub>cp2</sub>) is determined by the following :

$$I_{cp2} = 8 \times 1.3 / R_{cp2}$$


Therefore, R<sub>cp2</sub> is estimated as the following :

$$R_{cp2} = \frac{8 \times 1.3}{830 \times 10^{-6} - 50 \times 10^{-6}} = 13.3 \times 10^3 \Omega$$

MODESEL FUNCTION is summarized by the followings

MODE	NORMAL MODE	HIGH-SPEED SEARCHING MODE
MODESEL (12pin)	H	L
Charge pump current I <sub>chp</sub>	I <sub>cp1</sub>	I <sub>cp1</sub> + I <sub>cp2</sub>
Setting definition	2 × 1.3 / R <sub>cp1</sub>	2 × 1.3 / R <sub>cp1</sub> + 8 × 1.3 / R <sub>cp2</sub>

**TIMING CHART OF LATCH**




## (Note) TEST MONITOR OUTPUT TERMINAL

TSTSEL		DATAINPUT	FUNCTION
1	2		
L	L	TTL input from 14pin (RD)	—
H	L	TTL input from 14pin (RD)	PBCK (20pin) & PBDT (21pin) becomes disable
L	H	ECL input from 14pin (RD) and 15pin (XRD)	—
H	H	TTL input from 14pin (RD)	The internal PLL becomes disable, and the external clock from TSTCLK (23pin) becomes enable as input data signal.

- (Note) • We commend the use of this IC under the condition of ECL input from 14pin (RD) and 15pin (XRD) when (TSTSEL1, TSTSEL2) = (L, H)
- It is possible of the use of TTL input from 14pin (RD) when (TSTSEL1, TSTSEL2) = (L, L)




APPLICATION DIAGRAM

When the data transfer rate is 28.224Mbps, the application diagram is shown below.



OUTLINE DRAWING  
SSOP30-P-300-0.65

Unit : mm



Weight : 0.17g (Typ.)